)]}'
{
  "commit": "46a6d51c827a12723e7191128fb7aab42c8f5c09",
  "tree": "dd006809b5a777f6bd463c2d8f3a7bad0426fb68",
  "parents": [
    "d47031e6879d6408b08889583600edd6aff378c8"
  ],
  "author": {
    "name": "Anton staaf",
    "email": "robotboy@chromium.org",
    "time": "Wed Oct 12 13:55:59 2011 +0000"
  },
  "committer": {
    "name": "Wolfgang Denk",
    "email": "wd@denx.de",
    "time": "Tue Oct 25 09:23:10 2011 +0200"
  },
  "message": "cache: add ALLOC_CACHE_ALIGN_BUFFER macro\n\nThis macro is used to allocate cache line size aligned stack\nbuffers for use with DMA hardware.\n\nSigned-off-by: Anton Staaf \u003crobotboy@chromium.org\u003e\nCc: Lukasz Majewski \u003cl.majewski@samsung.com\u003e\nCc: Kyungmin Park \u003ckyungmin.park@samsung.com\u003e\nCc: Mike Frysinger \u003cvapier@gentoo.org\u003e\nCc: Aneesh V \u003caneesh@ti.com\u003e\nCc: Albert ARIBAUD \u003calbert.u.boot@aribaud.net\u003e\nCc: Wolfgang Denk \u003cwd@denx.de\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "cd2b4587c2856175a047aab91bfd6d43bab0f9a0",
      "old_mode": 33188,
      "old_path": "doc/README.arm-caches",
      "new_id": "f6a52e3e386cdb0df06daf695a975ee6c8f5f9df",
      "new_mode": 33188,
      "new_path": "doc/README.arm-caches"
    },
    {
      "type": "modify",
      "old_id": "a1683a20aa76ab5f5a853f3f84c1ad4f3f0dc1cf",
      "old_mode": 33188,
      "old_path": "include/common.h",
      "new_id": "13575272b4baa6edaae8aa1418085199662a39a5",
      "new_mode": 33188,
      "new_path": "include/common.h"
    }
  ]
}