)]}'
{
  "commit": "cba4b1809f043bf85c806e5a4e342f62bd5ded45",
  "tree": "69a063b972d4ac839666a9b2c79203843d63936c",
  "parents": [
    "98a48c5de545e5a5eedba0a868024ef0d4ae5347"
  ],
  "author": {
    "name": "Aneesh V",
    "email": "aneesh@ti.com",
    "time": "Tue Aug 16 04:33:05 2011 +0000"
  },
  "committer": {
    "name": "Albert ARIBAUD",
    "email": "albert.u.boot@aribaud.net",
    "time": "Sun Sep 04 11:36:16 2011 +0200"
  },
  "message": "arm: do not force d-cache enable on all boards\n\nc2dd0d45540397704de9b13287417d21049d34c6 added dcache_enable()\nto board_init_r(). This enables d-cache for all ARM boards.\nAs a result some of the arm boards that are not cache-ready\nare broken. Revert this change and allow platform code to\ntake the decision on d-cache enabling.\n\nAlso add some documentation for cache usage in ARM.\n\nSigned-off-by: Aneesh V \u003caneesh@ti.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c899839852d9cf5ed4e0e4efd10a71ad4d4ac051",
      "old_mode": 33188,
      "old_path": "arch/arm/lib/board.c",
      "new_id": "a7fb251aa7207e22054c04f7eb0b052b27d67b8f",
      "new_mode": 33188,
      "new_path": "arch/arm/lib/board.c"
    },
    {
      "type": "modify",
      "old_id": "92b61a26531a6d922eb40a2e24e437b6f8b36681",
      "old_mode": 33188,
      "old_path": "arch/arm/lib/cache.c",
      "new_id": "b545fb79bc1a185972719b6c5684df6ee3f029e5",
      "new_mode": 33188,
      "new_path": "arch/arm/lib/cache.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cd2b4587c2856175a047aab91bfd6d43bab0f9a0",
      "new_mode": 33188,
      "new_path": "doc/README.arm-caches"
    },
    {
      "type": "modify",
      "old_id": "12a10741bd70dd9a554b8903c66c8fd70088f456",
      "old_mode": 33188,
      "old_path": "include/common.h",
      "new_id": "bd10f31f847f74c2bda7515e5f4f461d846cfca7",
      "new_mode": 33188,
      "new_path": "include/common.h"
    }
  ]
}