)]}'
{
  "commit": "fb95169e39f2d03270bed552d27bbb02627a443e",
  "tree": "c94e691e322097c7cdc43943cd3bb05b3e7c760e",
  "parents": [
    "d24bd2517a2b847f773453eab0ee5b1c8ebc74ba"
  ],
  "author": {
    "name": "Stefan Roese",
    "email": "sr@denx.de",
    "time": "Mon Sep 28 17:33:45 2009 +0200"
  },
  "committer": {
    "name": "Stefan Roese",
    "email": "sr@denx.de",
    "time": "Fri Oct 02 13:53:37 2009 +0200"
  },
  "message": "ppc4xx: Merge PPC4xx DDR and DDR2 ECC handling\n\nThis patch merges the ECC handling (ECC parity byte writing) into one\nfile (ecc.c) for all PPC4xx SDRAM controllers except for PPC440EPx/GRx.\nThis exception is because only those PPC\u0027s use the completely different\nDenali SDRAM controller core.\n\nPreviously we had two routines to generate/write the ECC parity bytes.\nWith this patch we now only have one core function left.\n\nTested on Kilauea (no ECC) and Katmai (with and without ECC).\n\nSigned-off-by: Stefan Roese \u003csr@denx.de\u003e\nCc: Felix Radensky \u003cfelix@embedded-sol.com\u003e\nCc: Grant Erickson \u003cgerickson@nuovations.com\u003e\nCc: Pieter Voorthuijsen \u003cpv@prodrive.nl\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "736e3cbe9b4cdbdbb9bda2deae7c17661cbe56b8",
      "old_mode": 33188,
      "old_path": "cpu/ppc4xx/44x_spd_ddr2.c",
      "new_id": "39753064006229fda38e2a540ffaada47752c9c2",
      "new_mode": 33188,
      "new_path": "cpu/ppc4xx/44x_spd_ddr2.c"
    },
    {
      "type": "modify",
      "old_id": "91bf582d6e800409671894640f2e25d35f990d5a",
      "old_mode": 33188,
      "old_path": "cpu/ppc4xx/4xx_ibm_ddr2_autocalib.c",
      "new_id": "0283c91d84109a3533d8aa8a40a23201dea2f21d",
      "new_mode": 33188,
      "new_path": "cpu/ppc4xx/4xx_ibm_ddr2_autocalib.c"
    },
    {
      "type": "modify",
      "old_id": "3f989e7f59b16083154adc5503636a29ef3eee8a",
      "old_mode": 33188,
      "old_path": "cpu/ppc4xx/ecc.c",
      "new_id": "f105605459d5aec6490d70dccc111e8633e23968",
      "new_mode": 33188,
      "new_path": "cpu/ppc4xx/ecc.c"
    },
    {
      "type": "modify",
      "old_id": "67c3bff878ef3d0fb18338084bdc37d28d62c121",
      "old_mode": 33188,
      "old_path": "cpu/ppc4xx/ecc.h",
      "new_id": "b2588919ebec0e6e9f8b7b78babe906dee76d18f",
      "new_mode": 33188,
      "new_path": "cpu/ppc4xx/ecc.h"
    },
    {
      "type": "modify",
      "old_id": "b6182d4f21ae07873d4f4af29bf3be2af7446388",
      "old_mode": 33188,
      "old_path": "include/asm-ppc/ppc4xx-sdram.h",
      "new_id": "92be514b40419573095b97ac6156982fe0a96ae9",
      "new_mode": 33188,
      "new_path": "include/asm-ppc/ppc4xx-sdram.h"
    },
    {
      "type": "modify",
      "old_id": "8a4ba3faf61065becbe985087c1ab0f35ee55381",
      "old_mode": 33188,
      "old_path": "include/ppc405.h",
      "new_id": "5e56897819a50bc1c6ffd2fdcca9e9954e1efa4b",
      "new_mode": 33188,
      "new_path": "include/ppc405.h"
    }
  ]
}