| /* | |
| * (C) Copyright 2002 | |
| * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
| * Marius Groeger <mgroeger@sysgo.de> | |
| * | |
| * (C) Copyright 2002 | |
| * David Mueller, ELSOFT AG, <d.mueller@elsoft.ch> | |
| * | |
| * (C) Copyright 2003 | |
| * Texas Instruments, <www.ti.com> | |
| * Kshitij Gupta <Kshitij@ti.com> | |
| * | |
| * (C) Copyright 2004 | |
| * Texas Instruments, <www.ti.com> | |
| * Rishi Bhattacharya <rishi@ti.com> | |
| * | |
| * See file CREDITS for list of people who contributed to this | |
| * project. | |
| * | |
| * This program is free software; you can redistribute it and/or | |
| * modify it under the terms of the GNU General Public License as | |
| * published by the Free Software Foundation; either version 2 of | |
| * the License, or (at your option) any later version. | |
| * | |
| * This program is distributed in the hope that it will be useful, | |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
| * GNU General Public License for more details. | |
| * | |
| * You should have received a copy of the GNU General Public License | |
| * along with this program; if not, write to the Free Software | |
| * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
| * MA 02111-1307 USA | |
| */ | |
| #include <common.h> | |
| #if defined(CONFIG_OMAP1610) | |
| #include <./configs/omap1510.h> | |
| #endif | |
| void flash__init (void); | |
| void ether__init (void); | |
| void set_muxconf_regs (void); | |
| void peripheral_power_enable (void); | |
| #define COMP_MODE_ENABLE ((unsigned int)0x0000EAEF) | |
| static inline void delay (unsigned long loops) | |
| { | |
| __asm__ volatile ("1:\n" | |
| "subs %0, %1, #1\n" | |
| "bne 1b":"=r" (loops):"0" (loops)); | |
| } | |
| /* | |
| * Miscellaneous platform dependent initialisations | |
| */ | |
| int board_init (void) | |
| { | |
| DECLARE_GLOBAL_DATA_PTR; | |
| gd->bd->bi_arch_number = MACH_TYPE_OMAP_OSK; | |
| /* adress of boot parameters */ | |
| gd->bd->bi_boot_params = 0x10000100; | |
| /* Configure MUX settings */ | |
| set_muxconf_regs (); | |
| peripheral_power_enable (); | |
| /* this speeds up your boot a quite a bit. However to make it | |
| * work, you need make sure your kernel startup flush bug is fixed. | |
| * ... rkw ... | |
| */ | |
| icache_enable (); | |
| flash__init (); | |
| ether__init (); | |
| return 0; | |
| } | |
| int misc_init_r (void) | |
| { | |
| /* currently empty */ | |
| return (0); | |
| } | |
| /****************************** | |
| Routine: | |
| Description: | |
| ******************************/ | |
| void flash__init (void) | |
| { | |
| #define EMIFS_GlB_Config_REG 0xfffecc0c | |
| unsigned int regval; | |
| regval = *((volatile unsigned int *) EMIFS_GlB_Config_REG); | |
| /* Turn off write protection for flash devices. */ | |
| regval = regval | 0x0001; | |
| *((volatile unsigned int *) EMIFS_GlB_Config_REG) = regval; | |
| } | |
| /************************************************************* | |
| Routine:ether__init | |
| Description: take the Ethernet controller out of reset and wait | |
| for the EEPROM load to complete. | |
| *************************************************************/ | |
| void ether__init (void) | |
| { | |
| #define ETH_CONTROL_REG 0x0480000b | |
| int i; | |
| *((volatile unsigned short *) 0xfffece08) = 0x03FF; | |
| *((volatile unsigned short *) 0xfffb3824) = 0x8000; | |
| *((volatile unsigned short *) 0xfffb3830) = 0x0000; | |
| *((volatile unsigned short *) 0xfffb3834) = 0x0009; | |
| *((volatile unsigned short *) 0xfffb3838) = 0x0009; | |
| *((volatile unsigned short *) 0xfffb3818) = 0x0002; | |
| *((volatile unsigned short *) 0xfffb382C) = 0x0048; | |
| *((volatile unsigned short *) 0xfffb3824) = 0x8603; | |
| udelay (3); | |
| for (i=0;i<2000;i++); | |
| *((volatile unsigned short *) 0xfffb381C) = 0x6610; | |
| udelay (30); | |
| for (i=0;i<10000;i++); | |
| *((volatile unsigned char *) ETH_CONTROL_REG) &= ~0x01; | |
| udelay (3); | |
| } | |
| /****************************** | |
| Routine: | |
| Description: | |
| ******************************/ | |
| int dram_init (void) | |
| { | |
| DECLARE_GLOBAL_DATA_PTR; | |
| gd->bd->bi_dram[0].start = PHYS_SDRAM_1; | |
| gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE; | |
| return 0; | |
| } | |
| /****************************************************** | |
| Routine: set_muxconf_regs | |
| Description: Setting up the configuration Mux registers | |
| specific to the hardware | |
| *******************************************************/ | |
| void set_muxconf_regs (void) | |
| { | |
| volatile unsigned int *MuxConfReg; | |
| /* set each registers to its reset value; */ | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_0); | |
| /* setup for UART1 */ | |
| *MuxConfReg &= ~(0x02000000); /* bit 25 */ | |
| /* setup for UART2 */ | |
| *MuxConfReg &= ~(0x01000000); /* bit 24 */ | |
| /* Disable Uwire CS Hi-Z */ | |
| *MuxConfReg |= 0x08000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_3); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_4); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_5); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_6); | |
| /*setup mux for UART3 */ | |
| *MuxConfReg |= 0x00000001; /* bit3, 1, 0 (mux0 5,5,26) */ | |
| *MuxConfReg &= ~0x0000003e; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_7); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_8); | |
| /* Disable Uwire CS Hi-Z */ | |
| *MuxConfReg |= 0x00001200; /*bit 9 for CS0 12 for CS3 */ | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_9); | |
| /* Need to turn on bits 21 and 12 in FUNC_MUX_CTRL_9 so the */ | |
| /* hardware will actually use TX and RTS based on bit 25 in */ | |
| /* FUNC_MUX_CTRL_0. I told you this thing was screwy! */ | |
| *MuxConfReg |= 0x00201000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_A); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_B); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_C); | |
| /* setup for UART2 */ | |
| /* Need to turn on bits 27 and 24 in FUNC_MUX_CTRL_C so the */ | |
| /* hardware will actually use TX and RTS based on bit 24 in */ | |
| /* FUNC_MUX_CTRL_0. */ | |
| *MuxConfReg |= 0x09000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_D); | |
| *MuxConfReg |= 0x00000020; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PULL_DWN_CTRL_0); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PULL_DWN_CTRL_1); | |
| *MuxConfReg = 0x00000000; | |
| /* mux setup for SD/MMC driver */ | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PULL_DWN_CTRL_2); | |
| *MuxConfReg &= 0xFFFE0FFF; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PULL_DWN_CTRL_3); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) MOD_CONF_CTRL_0); | |
| /* bit 13 for MMC2 XOR_CLK */ | |
| *MuxConfReg &= ~(0x00002000); | |
| /* bit 29 for UART 1 */ | |
| *MuxConfReg &= ~(0x00002000); | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) FUNC_MUX_CTRL_0); | |
| /* Configure for USB. Turn on VBUS_CTRL and VBUS_MODE. */ | |
| *MuxConfReg |= 0x000C0000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int)USB_TRANSCEIVER_CTRL); | |
| *MuxConfReg &= ~(0x00000070); | |
| *MuxConfReg &= ~(0x00000008); | |
| *MuxConfReg |= 0x00000003; | |
| *MuxConfReg |= 0x00000180; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) MOD_CONF_CTRL_0); | |
| /* bit 17, software controls VBUS */ | |
| *MuxConfReg &= ~(0x00020000); | |
| /* Enable USB 48 and 12M clocks */ | |
| *MuxConfReg |= 0x00000200; | |
| *MuxConfReg &= ~(0x00000180); | |
| /*2.75V for MMCSDIO1 */ | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) VOLTAGE_CTRL_0); | |
| *MuxConfReg = 0x00001FE7; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PU_PD_SEL_0); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PU_PD_SEL_1); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PU_PD_SEL_2); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PU_PD_SEL_3); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PU_PD_SEL_4); | |
| *MuxConfReg = 0x00000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PULL_DWN_CTRL_4); | |
| *MuxConfReg = 0x00000000; | |
| /* Turn on UART2 48 MHZ clock */ | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) MOD_CONF_CTRL_0); | |
| *MuxConfReg |= 0x40000000; | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) USB_OTG_CTRL); | |
| /* setup for USB VBus detection OMAP161x */ | |
| *MuxConfReg |= 0x00040000; /* bit 18 */ | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int) PU_PD_SEL_2); | |
| /* PullUps for SD/MMC driver */ | |
| *MuxConfReg |= ~(0xFFFE0FFF); | |
| MuxConfReg = | |
| (volatile unsigned int *) ((unsigned int)COMP_MODE_CTRL_0); | |
| *MuxConfReg = COMP_MODE_ENABLE; | |
| } | |
| /****************************************************** | |
| Routine: peripheral_power_enable | |
| Description: Enable the power for UART1 | |
| *******************************************************/ | |
| void peripheral_power_enable (void) | |
| { | |
| #define UART1_48MHZ_ENABLE ((unsigned short)0x0200) | |
| #define SW_CLOCK_REQUEST ((volatile unsigned short *)0xFFFE0834) | |
| *SW_CLOCK_REQUEST |= UART1_48MHZ_ENABLE; | |
| } |