include/configs/MPC8555CDS.h - u-boot - Git at Google


            
            /*

            
             * Copyright 2004 Freescale Semiconductor.

            
             *

            
             * See file CREDITS for list of people who contributed to this

            
             * project.

            
             *

            
             * This program is free software; you can redistribute it and/or

            
             * modify it under the terms of the GNU General Public License as

            
             * published by the Free Software Foundation; either version 2 of

            
             * the License, or (at your option) any later version.

            
             *

            
             * This program is distributed in the hope that it will be useful,

            
             * but WITHOUT ANY WARRANTY; without even the implied warranty of

            
             * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the

            
             * GNU General Public License for more details.

            
             *

            
             * You should have received a copy of the GNU General Public License

            
             * along with this program; if not, write to the Free Software

            
             * Foundation, Inc., 59 Temple Place, Suite 330, Boston,

            
             * MA 02111-1307 USA

            
             */


            /*

            
             * mpc8555cds board configuration file

            
             *

            
             * Please refer to doc/README.mpc85xxcds for more info.

            
             *

            
             */

            
            #ifndef __CONFIG_H

            
            #define __CONFIG_H


            /* High Level Configuration Options */

            
            #define CONFIG_BOOKE		1	/* BOOKE */

            
            #define CONFIG_E500		1	/* BOOKE e500 family */

            
            #define CONFIG_MPC85xx		1	/* MPC8540/60/55/41 */

            
            #define CONFIG_CPM2		1	/* has CPM2 */

            
            #define CONFIG_MPC8555		1	/* MPC8555 specific */

            
            #define CONFIG_MPC8555CDS	1	/* MPC8555CDS board specific */


            #define CONFIG_PCI

            
            #define CONFIG_TSEC_ENET 		/* tsec ethernet support */

            
            #define CONFIG_ENV_OVERWRITE

            
            #define CONFIG_SPD_EEPROM		/* Use SPD EEPROM for DDR setup*/

            
            #define CONFIG_DDR_DLL			/* possible DLL fix needed */

            
            #undef CONFIG_DDR_2T_TIMING		/* Sets the 2T timing bit */


            #define CONFIG_DDR_ECC			/* only for ECC DDR module */

            
            #define CONFIG_MEM_INIT_VALUE		0xDeadBeef


            /*

            
             * When initializing flash, if we cannot find the manufacturer ID,

            
             * assume this is the AMD flash associated with the CDS board.

            
             * This allows booting from a promjet.

            
             */

            
            #define CONFIG_ASSUME_AMD_FLASH


            #define MPC85xx_DDR_SDRAM_CLK_CNTL	/* 85xx has clock control reg */


            #ifndef __ASSEMBLY__

            
            extern unsigned long get_clock_freq(void);

            
            #endif

            
            #define CONFIG_SYS_CLK_FREQ	get_clock_freq() /* sysclk for MPC85xx */


            /*

            
             * These can be toggled for performance analysis, otherwise use default.

            
             */

            
            #define CONFIG_L2_CACHE		    	    /* toggle L2 cache 	*/

            
            #define CONFIG_BTB			    /* toggle branch predition */

            
            #define CONFIG_ADDR_STREAMING		    /* toggle addr streaming   */


            #define CONFIG_BOARD_EARLY_INIT_F	1	/* Call board_pre_init */


            #undef	CFG_DRAM_TEST			/* memory test, takes time */

            
            #define CFG_MEMTEST_START	0x00200000	/* memtest works on */

            
            #define CFG_MEMTEST_END		0x00400000


            /*

            
             * Base addresses -- Note these are effective addresses where the

            
             * actual resources get mapped (not physical addresses)

            
             */

            
            #define CFG_CCSRBAR_DEFAULT 	0xff700000	/* CCSRBAR Default */

            
            #define CFG_CCSRBAR		0xe0000000	/* relocated CCSRBAR */

            
            #define CFG_IMMR		CFG_CCSRBAR	/* PQII uses CFG_IMMR */


            /*

            
             * DDR Setup

            
             */

            
            #define CFG_DDR_SDRAM_BASE	0x00000000	/* DDR is system memory*/

            
            #define CFG_SDRAM_BASE		CFG_DDR_SDRAM_BASE


            #define SPD_EEPROM_ADDRESS	0x51		/* DDR DIMM */


            /*

            
             * Make sure required options are set

            
             */

            
            #ifndef CONFIG_SPD_EEPROM

            
            #error ("CONFIG_SPD_EEPROM is required by MPC85555CDS")

            
            #endif


            #undef CONFIG_CLOCKS_IN_MHZ


            /*

            
             * Local Bus Definitions

            
             */


            /*

            
             * FLASH on the Local Bus

            
             * Two banks, 8M each, using the CFI driver.

            
             * Boot from BR0/OR0 bank at 0xff00_0000

            
             * Alternate BR1/OR1 bank at 0xff80_0000

            
             *

            
             * BR0, BR1:

            
             *    Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0

            
             *    Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0

            
             *    Port Size = 16 bits = BRx[19:20] = 10

            
             *    Use GPCM = BRx[24:26] = 000

            
             *    Valid = BRx[31] = 1

            
             *

            
             * 0    4    8    12   16   20   24   28

            
             * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001    BR0

            
             * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001    BR1

            
             *

            
             * OR0, OR1:

            
             *    Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0

            
             *    Reserved ORx[17:18] = 11, confusion here?

            
             *    CSNT = ORx[20] = 1

            
             *    ACS = half cycle delay = ORx[21:22] = 11

            
             *    SCY = 6 = ORx[24:27] = 0110

            
             *    TRLX = use relaxed timing = ORx[29] = 1

            
             *    EAD = use external address latch delay = OR[31] = 1

            
             *

            
             * 0    4    8    12   16   20   24   28

            
             * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65    ORx

            
             */


            #define CFG_FLASH_BASE		0xff000000	/* start of FLASH 8M */


            #define CFG_BR0_PRELIM		0xff801001

            
            #define CFG_BR1_PRELIM		0xff001001


            #define	CFG_OR0_PRELIM		0xff806e65

            
            #define	CFG_OR1_PRELIM		0xff806e65


            #define CFG_FLASH_BANKS_LIST	{0xff800000, CFG_FLASH_BASE}

            
            #define CFG_MAX_FLASH_BANKS	2		/* number of banks */

            
            #define CFG_MAX_FLASH_SECT	128		/* sectors per device */

            
            #undef	CFG_FLASH_CHECKSUM

            
            #define CFG_FLASH_ERASE_TOUT	60000	/* Flash Erase Timeout (ms) */

            
            #define CFG_FLASH_WRITE_TOUT	500	/* Flash Write Timeout (ms) */


            #define CFG_MONITOR_BASE    	TEXT_BASE	/* start of monitor */


            #define CFG_FLASH_CFI_DRIVER

            
            #define CFG_FLASH_CFI

            
            #define CFG_FLASH_EMPTY_INFO


            /*

            
             * SDRAM on the Local Bus

            
             */

            
            #define CFG_LBC_SDRAM_BASE	0xf0000000	/* Localbus SDRAM */

            
            #define CFG_LBC_SDRAM_SIZE	64		/* LBC SDRAM is 64MB */


            /*

            
             * Base Register 2 and Option Register 2 configure SDRAM.

            
             * The SDRAM base address, CFG_LBC_SDRAM_BASE, is 0xf0000000.

            
             *

            
             * For BR2, need:

            
             *    Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0

            
             *    port-size = 32-bits = BR2[19:20] = 11

            
             *    no parity checking = BR2[21:22] = 00

            
             *    SDRAM for MSEL = BR2[24:26] = 011

            
             *    Valid = BR[31] = 1

            
             *

            
             * 0    4    8    12   16   20   24   28

            
             * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861

            
             *

            
             * FIXME: CFG_LBC_SDRAM_BASE should be masked and OR'ed into

            
             * FIXME: the top 17 bits of BR2.

            
             */


            #define CFG_BR2_PRELIM          0xf0001861


            /*

            
             * The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64.

            
             *

            
             * For OR2, need:

            
             *    64MB mask for AM, OR2[0:7] = 1111 1100

            
             *		   XAM, OR2[17:18] = 11

            
             *    9 columns OR2[19-21] = 010

            
             *    13 rows   OR2[23-25] = 100

            
             *    EAD set for extra time OR[31] = 1

            
             *

            
             * 0    4    8    12   16   20   24   28

            
             * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901

            
             */


            #define CFG_OR2_PRELIM		0xfc006901


            #define CFG_LBC_LCRR		0x00030004    /* LB clock ratio reg */

            
            #define CFG_LBC_LBCR		0x00000000    /* LB config reg */

            
            #define CFG_LBC_LSRT		0x20000000  /* LB sdram refresh timer */

            
            #define CFG_LBC_MRTPR		0x00000000  /* LB refresh timer prescal*/


            /*

            
             * LSDMR masks

            
             */

            
            #define CFG_LBC_LSDMR_RFEN	(1 << (31 -  1))

            
            #define CFG_LBC_LSDMR_BSMA1516	(3 << (31 - 10))

            
            #define CFG_LBC_LSDMR_BSMA1617	(4 << (31 - 10))

            
            #define CFG_LBC_LSDMR_RFCR16	(7 << (31 - 16))

            
            #define CFG_LBC_LSDMR_PRETOACT7	(7 << (31 - 19))

            
            #define CFG_LBC_LSDMR_ACTTORW7	(7 << (31 - 22))

            
            #define CFG_LBC_LSDMR_ACTTORW6	(6 << (31 - 22))

            
            #define CFG_LBC_LSDMR_BL8	(1 << (31 - 23))

            
            #define CFG_LBC_LSDMR_WRC4	(0 << (31 - 27))

            
            #define CFG_LBC_LSDMR_CL3	(3 << (31 - 31))


            #define CFG_LBC_LSDMR_OP_NORMAL	(0 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_ARFRSH	(1 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_SRFRSH	(2 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_MRW	(3 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_PRECH	(4 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_PCHALL	(5 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_ACTBNK	(6 << (31 - 4))

            
            #define CFG_LBC_LSDMR_OP_RWINV	(7 << (31 - 4))


            /*

            
             * Common settings for all Local Bus SDRAM commands.

            
             * At run time, either BSMA1516 (for CPU 1.1)

            
             *                  or BSMA1617 (for CPU 1.0) (old)

            
             * is OR'ed in too.

            
             */

            
            #define CFG_LBC_LSDMR_COMMON	( CFG_LBC_LSDMR_RFCR16		\

            
            				| CFG_LBC_LSDMR_PRETOACT7	\

            
            				| CFG_LBC_LSDMR_ACTTORW7	\

            
            				| CFG_LBC_LSDMR_BL8		\

            
            				| CFG_LBC_LSDMR_WRC4		\

            
            				| CFG_LBC_LSDMR_CL3		\

            
            				| CFG_LBC_LSDMR_RFEN		\

            
            				)


            /*

            
             * The CADMUS registers are connected to CS3 on CDS.

            
             * The new memory map places CADMUS at 0xf8000000.

            
             *

            
             * For BR3, need:

            
             *    Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0

            
             *    port-size = 8-bits  = BR[19:20] = 01

            
             *    no parity checking  = BR[21:22] = 00

            
             *    GPMC for MSEL       = BR[24:26] = 000

            
             *    Valid               = BR[31]    = 1

            
             *

            
             * 0    4    8    12   16   20   24   28

            
             * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801

            
             *

            
             * For OR3, need:

            
             *    1 MB mask for AM,   OR[0:16]  = 1111 1111 1111 0000 0

            
             *    disable buffer ctrl OR[19]    = 0

            
             *    CSNT                OR[20]    = 1

            
             *    ACS                 OR[21:22] = 11

            
             *    XACS                OR[23]    = 1

            
             *    SCY 15 wait states  OR[24:27] = 1111	max is suboptimal but safe

            
             *    SETA                OR[28]    = 0

            
             *    TRLX                OR[29]    = 1

            
             *    EHTR                OR[30]    = 1

            
             *    EAD extra time      OR[31]    = 1

            
             *

            
             * 0    4    8    12   16   20   24   28

            
             * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7

            
             */


            #define CADMUS_BASE_ADDR 0xf8000000

            
            #define CFG_BR3_PRELIM   0xf8000801

            
            #define CFG_OR3_PRELIM   0xfff00ff7


            #define CONFIG_L1_INIT_RAM

            
            #define CFG_INIT_RAM_LOCK 	1

            
            #define CFG_INIT_RAM_ADDR	0xe4010000	/* Initial RAM address */

            
            #define CFG_INIT_RAM_END    	0x4000	    /* End of used area in RAM */


            #define CFG_GBL_DATA_SIZE  	128	    /* num bytes initial data */

            
            #define CFG_GBL_DATA_OFFSET	(CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)

            
            #define CFG_INIT_SP_OFFSET	CFG_GBL_DATA_OFFSET


            #define CFG_MONITOR_LEN	    	(256 * 1024) /* Reserve 256 kB for Mon */

            
            #define CFG_MALLOC_LEN	    	(128 * 1024)	/* Reserved for malloc */


            /* Serial Port */

            
            #define CONFIG_CONS_INDEX     2

            
            #undef	CONFIG_SERIAL_SOFTWARE_FIFO

            
            #define CFG_NS16550

            
            #define CFG_NS16550_SERIAL

            
            #define CFG_NS16550_REG_SIZE    1

            
            #define CFG_NS16550_CLK		get_bus_freq(0)


            #define CFG_BAUDRATE_TABLE  \

            
            	{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}


            #define CFG_NS16550_COM1        (CFG_CCSRBAR+0x4500)

            
            #define CFG_NS16550_COM2        (CFG_CCSRBAR+0x4600)


            /* Use the HUSH parser */

            
            #define CFG_HUSH_PARSER

            
            #ifdef  CFG_HUSH_PARSER

            
            #define CFG_PROMPT_HUSH_PS2 "> "

            
            #endif


            /* I2C */

            
            #define CONFIG_HARD_I2C			/* I2C with hardware support */

            
            #undef	CONFIG_SOFT_I2C			/* I2C bit-banged */

            
            #define CFG_I2C_SPEED		400000	/* I2C speed and slave address */

            
            #define CFG_I2C_EEPROM_ADDR	0x57

            
            #define CFG_I2C_SLAVE		0x7F

            
            #define CFG_I2C_NOPROBES        {0x69}	/* Don't probe these addrs */


            /*

            
             * General PCI

            
             * Addresses are mapped 1-1.

            
             */

            
            #define CFG_PCI1_MEM_BASE	0x80000000

            
            #define CFG_PCI1_MEM_PHYS	CFG_PCI1_MEM_BASE

            
            #define CFG_PCI1_MEM_SIZE	0x20000000	/* 512M */

            
            #define CFG_PCI1_IO_BASE	0xe2000000

            
            #define CFG_PCI1_IO_PHYS	CFG_PCI1_IO_BASE

            
            #define CFG_PCI1_IO_SIZE	0x1000000	/* 16M */


            #define CFG_PCI2_MEM_BASE	0xa0000000

            
            #define CFG_PCI2_MEM_PHYS	CFG_PCI2_MEM_BASE

            
            #define CFG_PCI2_MEM_SIZE	0x20000000	/* 512M */

            
            #define CFG_PCI2_IO_BASE	0xe3000000

            
            #define CFG_PCI2_IO_PHYS	CFG_PCI2_IO_BASE

            
            #define CFG_PCI2_IO_SIZE	0x1000000	/* 16M */


            #if defined(CONFIG_PCI)


            #define CONFIG_NET_MULTI

            
            #define CONFIG_PCI_PNP	               	/* do pci plug-and-play */


            #undef CONFIG_EEPRO100

            
            #undef CONFIG_TULIP


            #if !defined(CONFIG_PCI_PNP)

            
                #define PCI_ENET0_IOADDR      0xe0000000

            
                #define PCI_ENET0_MEMADDR     0xe0000000

            
                #define PCI_IDSEL_NUMBER      0x0c 	/*slot0->3(IDSEL)=12->15*/

            
            #endif


            #undef CONFIG_PCI_SCAN_SHOW		/* show pci devices on startup */

            
            #define CFG_PCI_SUBSYS_VENDORID 0x1057  /* Motorola */


            #endif	/* CONFIG_PCI */


            #if defined(CONFIG_TSEC_ENET)


            #ifndef CONFIG_NET_MULTI

            
            #define CONFIG_NET_MULTI 	1

            
            #endif


            #define CONFIG_MII		1	/* MII PHY management */

            
            #define CONFIG_MPC85XX_TSEC1	1

            
            #define CONFIG_MPC85XX_TSEC1_NAME	"TSEC0"

            
            #define CONFIG_MPC85XX_TSEC2	1

            
            #define CONFIG_MPC85XX_TSEC2_NAME	"TSEC1"

            
            #undef CONFIG_MPC85XX_FEC

            
            #define TSEC1_PHY_ADDR		0

            
            #define TSEC2_PHY_ADDR		1

            
            #define FEC_PHY_ADDR		3

            
            #define TSEC1_PHYIDX		0

            
            #define TSEC2_PHYIDX		0

            
            #define FEC_PHYIDX		0


            /* Options are: TSEC[0-1] */

            
            #define CONFIG_ETHPRIME		"TSEC0"


            #endif	/* CONFIG_TSEC_ENET */


            /*

            
             * Environment

            
             */

            
            #define CFG_ENV_IS_IN_FLASH	1

            
            #define CFG_ENV_ADDR		(CFG_MONITOR_BASE + 0x40000)

            
            #define CFG_ENV_SECT_SIZE	0x40000	/* 256K(one sector) for env */

            
            #define CFG_ENV_SIZE		0x2000


            #define CONFIG_LOADS_ECHO	1	/* echo on for serial download */

            
            #define CFG_LOADS_BAUD_CHANGE	1	/* allow baudrate change */


            #if defined(CONFIG_PCI)

            
            #define  CONFIG_COMMANDS	(CONFIG_CMD_DFL \

            
            				| CFG_CMD_PCI \

            
            				| CFG_CMD_PING \

            
            				| CFG_CMD_I2C \

            
            				| CFG_CMD_MII)

            
            #else

            
            #define  CONFIG_COMMANDS	(CONFIG_CMD_DFL \

            
            				| CFG_CMD_PING \

            
            				| CFG_CMD_I2C \

            
            				| CFG_CMD_MII)

            
            #endif

            
            #include <cmd_confdefs.h>


            #undef CONFIG_WATCHDOG			/* watchdog disabled */


            /*

            
             * Miscellaneous configurable options

            
             */

            
            #define CFG_LONGHELP			/* undef to save memory	*/

            
            #define CFG_LOAD_ADDR	0x2000000	/* default load address */

            
            #define CFG_PROMPT	"=> "		/* Monitor Command Prompt */

            
            #if (CONFIG_COMMANDS & CFG_CMD_KGDB)

            
            #define CFG_CBSIZE	1024		/* Console I/O Buffer Size */

            
            #else

            
            #define CFG_CBSIZE	256		/* Console I/O Buffer Size */

            
            #endif

            
            #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */

            
            #define CFG_MAXARGS	16		/* max number of command args */

            
            #define CFG_BARGSIZE	CFG_CBSIZE	/* Boot Argument Buffer Size */

            
            #define CFG_HZ		1000		/* decrementer freq: 1ms ticks */


            /*

            
             * For booting Linux, the board info and command line data

            
             * have to be in the first 8 MB of memory, since this is

            
             * the maximum mapped by the Linux kernel during initialization.

            
             */

            
            #define CFG_BOOTMAPSZ	(8 << 20) 	/* Initial Memory map for Linux*/


            /* Cache Configuration */

            
            #define CFG_DCACHE_SIZE	32768

            
            #define CFG_CACHELINE_SIZE	32

            
            #if (CONFIG_COMMANDS & CFG_CMD_KGDB)

            
            #define CFG_CACHELINE_SHIFT	5	/*log base 2 of the above value*/

            
            #endif


            /*

            
             * Internal Definitions

            
             *

            
             * Boot Flags

            
             */

            
            #define BOOTFLAG_COLD	0x01		/* Normal Power-On: Boot from FLASH */

            
            #define BOOTFLAG_WARM	0x02		/* Software reboot */


            #if (CONFIG_COMMANDS & CFG_CMD_KGDB)

            
            #define CONFIG_KGDB_BAUDRATE	230400	/* speed to run kgdb serial port */

            
            #define CONFIG_KGDB_SER_INDEX	2	/* which serial port to use */

            
            #endif


            /*

            
             * Environment Configuration

            
             */


            /* The mac addresses for all ethernet interface */

            
            #if defined(CONFIG_TSEC_ENET)

            
            #define CONFIG_ETHADDR   00:E0:0C:00:00:FD

            
            #define CONFIG_HAS_ETH1

            
            #define CONFIG_ETH1ADDR  00:E0:0C:00:01:FD

            
            #define CONFIG_HAS_ETH2

            
            #define CONFIG_ETH2ADDR  00:E0:0C:00:02:FD

            
            #endif


            #define CONFIG_IPADDR    192.168.1.253


            #define CONFIG_HOSTNAME  unknown

            
            #define CONFIG_ROOTPATH  /nfsroot

            
            #define CONFIG_BOOTFILE  your.uImage


            #define CONFIG_SERVERIP  192.168.1.1

            
            #define CONFIG_GATEWAYIP 192.168.1.1

            
            #define CONFIG_NETMASK   255.255.255.0


            #define CONFIG_LOADADDR  200000   /*default location for tftp and bootm*/


            #define CONFIG_BOOTDELAY 10       /* -1 disables auto-boot */

            
            #undef  CONFIG_BOOTARGS           /* the boot command will set bootargs*/


            #define CONFIG_BAUDRATE	115200


            #define	CONFIG_EXTRA_ENV_SETTINGS				        \

            
               "netdev=eth0\0"                                                      \

            
               "consoledev=ttyS1\0"                                                 \

            
               "ramdiskaddr=400000\0"                                               \

            
               "ramdiskfile=your.ramdisk.u-boot\0"


            #define CONFIG_NFSBOOTCOMMAND	                                        \

            
               "setenv bootargs root=/dev/nfs rw "                                  \

            
                  "nfsroot=$serverip:$rootpath "                                    \

            
                  "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \

            
                  "console=$consoledev,$baudrate $othbootargs;"                     \

            
               "tftp $loadaddr $bootfile;"                                          \

            
               "bootm $loadaddr"


            #define CONFIG_RAMBOOTCOMMAND \

            
               "setenv bootargs root=/dev/ram rw "                                  \

            
                  "console=$consoledev,$baudrate $othbootargs;"                     \

            
               "tftp $ramdiskaddr $ramdiskfile;"                                    \

            
               "tftp $loadaddr $bootfile;"                                          \

            
               "bootm $loadaddr $ramdiskaddr"


            #define CONFIG_BOOTCOMMAND  CONFIG_NFSBOOTCOMMAND


            #endif	/* __CONFIG_H */
	/*
	* Copyright 2004 Freescale Semiconductor.
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	/*
	* mpc8555cds board configuration file
	*
	* Please refer to doc/README.mpc85xxcds for more info.
	*
	*/
	#ifndef __CONFIG_H
	#define __CONFIG_H

	/* High Level Configuration Options */
	#define CONFIG_BOOKE 1 /* BOOKE */
	#define CONFIG_E500 1 /* BOOKE e500 family */
	#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41 */
	#define CONFIG_CPM2 1 /* has CPM2 */
	#define CONFIG_MPC8555 1 /* MPC8555 specific */
	#define CONFIG_MPC8555CDS 1 /* MPC8555CDS board specific */

	#define CONFIG_PCI
	#define CONFIG_TSEC_ENET /* tsec ethernet support */
	#define CONFIG_ENV_OVERWRITE
	#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
	#define CONFIG_DDR_DLL /* possible DLL fix needed */
	#undef CONFIG_DDR_2T_TIMING /* Sets the 2T timing bit */

	#define CONFIG_DDR_ECC /* only for ECC DDR module */
	#define CONFIG_MEM_INIT_VALUE 0xDeadBeef


	/*
	* When initializing flash, if we cannot find the manufacturer ID,
	* assume this is the AMD flash associated with the CDS board.
	* This allows booting from a promjet.
	*/
	#define CONFIG_ASSUME_AMD_FLASH

	#define MPC85xx_DDR_SDRAM_CLK_CNTL /* 85xx has clock control reg */

	#ifndef __ASSEMBLY__
	extern unsigned long get_clock_freq(void);
	#endif
	#define CONFIG_SYS_CLK_FREQ get_clock_freq() /* sysclk for MPC85xx */

	/*
	* These can be toggled for performance analysis, otherwise use default.
	*/
	#define CONFIG_L2_CACHE /* toggle L2 cache */
	#define CONFIG_BTB /* toggle branch predition */
	#define CONFIG_ADDR_STREAMING /* toggle addr streaming */

	#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */

	#undef CFG_DRAM_TEST /* memory test, takes time */
	#define CFG_MEMTEST_START 0x00200000 /* memtest works on */
	#define CFG_MEMTEST_END 0x00400000

	/*
	* Base addresses -- Note these are effective addresses where the
	* actual resources get mapped (not physical addresses)
	*/
	#define CFG_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */
	#define CFG_CCSRBAR 0xe0000000 /* relocated CCSRBAR */
	#define CFG_IMMR CFG_CCSRBAR /* PQII uses CFG_IMMR */

	/*
	* DDR Setup
	*/
	#define CFG_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
	#define CFG_SDRAM_BASE CFG_DDR_SDRAM_BASE

	#define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */

	/*
	* Make sure required options are set
	*/
	#ifndef CONFIG_SPD_EEPROM
	#error ("CONFIG_SPD_EEPROM is required by MPC85555CDS")
	#endif

	#undef CONFIG_CLOCKS_IN_MHZ


	/*
	* Local Bus Definitions
	*/

	/*
	* FLASH on the Local Bus
	* Two banks, 8M each, using the CFI driver.
	* Boot from BR0/OR0 bank at 0xff00_0000
	* Alternate BR1/OR1 bank at 0xff80_0000
	*
	* BR0, BR1:
	* Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0
	* Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0
	* Port Size = 16 bits = BRx[19:20] = 10
	* Use GPCM = BRx[24:26] = 000
	* Valid = BRx[31] = 1
	*
	* 0 4 8 12 16 20 24 28
	* 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0
	* 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1
	*
	* OR0, OR1:
	* Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0
	* Reserved ORx[17:18] = 11, confusion here?
	* CSNT = ORx[20] = 1
	* ACS = half cycle delay = ORx[21:22] = 11
	* SCY = 6 = ORx[24:27] = 0110
	* TRLX = use relaxed timing = ORx[29] = 1
	* EAD = use external address latch delay = OR[31] = 1
	*
	* 0 4 8 12 16 20 24 28
	* 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx
	*/

	#define CFG_FLASH_BASE 0xff000000 /* start of FLASH 8M */

	#define CFG_BR0_PRELIM 0xff801001
	#define CFG_BR1_PRELIM 0xff001001

	#define CFG_OR0_PRELIM 0xff806e65
	#define CFG_OR1_PRELIM 0xff806e65

	#define CFG_FLASH_BANKS_LIST {0xff800000, CFG_FLASH_BASE}
	#define CFG_MAX_FLASH_BANKS 2 /* number of banks */
	#define CFG_MAX_FLASH_SECT 128 /* sectors per device */
	#undef CFG_FLASH_CHECKSUM
	#define CFG_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
	#define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */

	#define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */

	#define CFG_FLASH_CFI_DRIVER
	#define CFG_FLASH_CFI
	#define CFG_FLASH_EMPTY_INFO


	/*
	* SDRAM on the Local Bus
	*/
	#define CFG_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
	#define CFG_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */

	/*
	* Base Register 2 and Option Register 2 configure SDRAM.
	* The SDRAM base address, CFG_LBC_SDRAM_BASE, is 0xf0000000.
	*
	* For BR2, need:
	* Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
	* port-size = 32-bits = BR2[19:20] = 11
	* no parity checking = BR2[21:22] = 00
	* SDRAM for MSEL = BR2[24:26] = 011
	* Valid = BR[31] = 1
	*
	* 0 4 8 12 16 20 24 28
	* 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861
	*
	* FIXME: CFG_LBC_SDRAM_BASE should be masked and OR'ed into
	* FIXME: the top 17 bits of BR2.
	*/

	#define CFG_BR2_PRELIM 0xf0001861

	/*
	* The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64.
	*
	* For OR2, need:
	* 64MB mask for AM, OR2[0:7] = 1111 1100
	* XAM, OR2[17:18] = 11
	* 9 columns OR2[19-21] = 010
	* 13 rows OR2[23-25] = 100
	* EAD set for extra time OR[31] = 1
	*
	* 0 4 8 12 16 20 24 28
	* 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901
	*/

	#define CFG_OR2_PRELIM 0xfc006901

	#define CFG_LBC_LCRR 0x00030004 /* LB clock ratio reg */
	#define CFG_LBC_LBCR 0x00000000 /* LB config reg */
	#define CFG_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
	#define CFG_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/

	/*
	* LSDMR masks
	*/
	#define CFG_LBC_LSDMR_RFEN (1 << (31 - 1))
	#define CFG_LBC_LSDMR_BSMA1516 (3 << (31 - 10))
	#define CFG_LBC_LSDMR_BSMA1617 (4 << (31 - 10))
	#define CFG_LBC_LSDMR_RFCR16 (7 << (31 - 16))
	#define CFG_LBC_LSDMR_PRETOACT7 (7 << (31 - 19))
	#define CFG_LBC_LSDMR_ACTTORW7 (7 << (31 - 22))
	#define CFG_LBC_LSDMR_ACTTORW6 (6 << (31 - 22))
	#define CFG_LBC_LSDMR_BL8 (1 << (31 - 23))
	#define CFG_LBC_LSDMR_WRC4 (0 << (31 - 27))
	#define CFG_LBC_LSDMR_CL3 (3 << (31 - 31))

	#define CFG_LBC_LSDMR_OP_NORMAL (0 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_MRW (3 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_PRECH (4 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_PCHALL (5 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4))
	#define CFG_LBC_LSDMR_OP_RWINV (7 << (31 - 4))

	/*
	* Common settings for all Local Bus SDRAM commands.
	* At run time, either BSMA1516 (for CPU 1.1)
	* or BSMA1617 (for CPU 1.0) (old)
	* is OR'ed in too.
	*/
	#define CFG_LBC_LSDMR_COMMON ( CFG_LBC_LSDMR_RFCR16 \
	\| CFG_LBC_LSDMR_PRETOACT7 \
	\| CFG_LBC_LSDMR_ACTTORW7 \
	\| CFG_LBC_LSDMR_BL8 \
	\| CFG_LBC_LSDMR_WRC4 \
	\| CFG_LBC_LSDMR_CL3 \
	\| CFG_LBC_LSDMR_RFEN \
	)

	/*
	* The CADMUS registers are connected to CS3 on CDS.
	* The new memory map places CADMUS at 0xf8000000.
	*
	* For BR3, need:
	* Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0
	* port-size = 8-bits = BR[19:20] = 01
	* no parity checking = BR[21:22] = 00
	* GPMC for MSEL = BR[24:26] = 000
	* Valid = BR[31] = 1
	*
	* 0 4 8 12 16 20 24 28
	* 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801
	*
	* For OR3, need:
	* 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0
	* disable buffer ctrl OR[19] = 0
	* CSNT OR[20] = 1
	* ACS OR[21:22] = 11
	* XACS OR[23] = 1
	* SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe
	* SETA OR[28] = 0
	* TRLX OR[29] = 1
	* EHTR OR[30] = 1
	* EAD extra time OR[31] = 1
	*
	* 0 4 8 12 16 20 24 28
	* 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7
	*/

	#define CADMUS_BASE_ADDR 0xf8000000
	#define CFG_BR3_PRELIM 0xf8000801
	#define CFG_OR3_PRELIM 0xfff00ff7

	#define CONFIG_L1_INIT_RAM
	#define CFG_INIT_RAM_LOCK 1
	#define CFG_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
	#define CFG_INIT_RAM_END 0x4000 /* End of used area in RAM */

	#define CFG_GBL_DATA_SIZE 128 /* num bytes initial data */
	#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
	#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET

	#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
	#define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */

	/* Serial Port */
	#define CONFIG_CONS_INDEX 2
	#undef CONFIG_SERIAL_SOFTWARE_FIFO
	#define CFG_NS16550
	#define CFG_NS16550_SERIAL
	#define CFG_NS16550_REG_SIZE 1
	#define CFG_NS16550_CLK get_bus_freq(0)

	#define CFG_BAUDRATE_TABLE \
	{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}

	#define CFG_NS16550_COM1 (CFG_CCSRBAR+0x4500)
	#define CFG_NS16550_COM2 (CFG_CCSRBAR+0x4600)

	/* Use the HUSH parser */
	#define CFG_HUSH_PARSER
	#ifdef CFG_HUSH_PARSER
	#define CFG_PROMPT_HUSH_PS2 "> "
	#endif

	/* I2C */
	#define CONFIG_HARD_I2C /* I2C with hardware support */
	#undef CONFIG_SOFT_I2C /* I2C bit-banged */
	#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
	#define CFG_I2C_EEPROM_ADDR 0x57
	#define CFG_I2C_SLAVE 0x7F
	#define CFG_I2C_NOPROBES {0x69} /* Don't probe these addrs */

	/*
	* General PCI
	* Addresses are mapped 1-1.
	*/
	#define CFG_PCI1_MEM_BASE 0x80000000
	#define CFG_PCI1_MEM_PHYS CFG_PCI1_MEM_BASE
	#define CFG_PCI1_MEM_SIZE 0x20000000 /* 512M */
	#define CFG_PCI1_IO_BASE 0xe2000000
	#define CFG_PCI1_IO_PHYS CFG_PCI1_IO_BASE
	#define CFG_PCI1_IO_SIZE 0x1000000 /* 16M */

	#define CFG_PCI2_MEM_BASE 0xa0000000
	#define CFG_PCI2_MEM_PHYS CFG_PCI2_MEM_BASE
	#define CFG_PCI2_MEM_SIZE 0x20000000 /* 512M */
	#define CFG_PCI2_IO_BASE 0xe3000000
	#define CFG_PCI2_IO_PHYS CFG_PCI2_IO_BASE
	#define CFG_PCI2_IO_SIZE 0x1000000 /* 16M */


	#if defined(CONFIG_PCI)

	#define CONFIG_NET_MULTI
	#define CONFIG_PCI_PNP /* do pci plug-and-play */

	#undef CONFIG_EEPRO100
	#undef CONFIG_TULIP

	#if !defined(CONFIG_PCI_PNP)
	#define PCI_ENET0_IOADDR 0xe0000000
	#define PCI_ENET0_MEMADDR 0xe0000000
	#define PCI_IDSEL_NUMBER 0x0c /slot0->3(IDSEL)=12->15/
	#endif

	#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
	#define CFG_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */

	#endif /* CONFIG_PCI */


	#if defined(CONFIG_TSEC_ENET)

	#ifndef CONFIG_NET_MULTI
	#define CONFIG_NET_MULTI 1
	#endif

	#define CONFIG_MII 1 /* MII PHY management */
	#define CONFIG_MPC85XX_TSEC1 1
	#define CONFIG_MPC85XX_TSEC1_NAME "TSEC0"
	#define CONFIG_MPC85XX_TSEC2 1
	#define CONFIG_MPC85XX_TSEC2_NAME "TSEC1"
	#undef CONFIG_MPC85XX_FEC
	#define TSEC1_PHY_ADDR 0
	#define TSEC2_PHY_ADDR 1
	#define FEC_PHY_ADDR 3
	#define TSEC1_PHYIDX 0
	#define TSEC2_PHYIDX 0
	#define FEC_PHYIDX 0

	/* Options are: TSEC[0-1] */
	#define CONFIG_ETHPRIME "TSEC0"

	#endif /* CONFIG_TSEC_ENET */

	/*
	* Environment
	*/
	#define CFG_ENV_IS_IN_FLASH 1
	#define CFG_ENV_ADDR (CFG_MONITOR_BASE + 0x40000)
	#define CFG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */
	#define CFG_ENV_SIZE 0x2000

	#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
	#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */

	#if defined(CONFIG_PCI)
	#define CONFIG_COMMANDS (CONFIG_CMD_DFL \
	\| CFG_CMD_PCI \
	\| CFG_CMD_PING \
	\| CFG_CMD_I2C \
	\| CFG_CMD_MII)
	#else
	#define CONFIG_COMMANDS (CONFIG_CMD_DFL \
	\| CFG_CMD_PING \
	\| CFG_CMD_I2C \
	\| CFG_CMD_MII)
	#endif
	#include <cmd_confdefs.h>

	#undef CONFIG_WATCHDOG /* watchdog disabled */

	/*
	* Miscellaneous configurable options
	*/
	#define CFG_LONGHELP /* undef to save memory */
	#define CFG_LOAD_ADDR 0x2000000 /* default load address */
	#define CFG_PROMPT "=> " /* Monitor Command Prompt */
	#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
	#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
	#else
	#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
	#endif
	#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
	#define CFG_MAXARGS 16 /* max number of command args */
	#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
	#define CFG_HZ 1000 /* decrementer freq: 1ms ticks */

	/*
	* For booting Linux, the board info and command line data
	* have to be in the first 8 MB of memory, since this is
	* the maximum mapped by the Linux kernel during initialization.
	*/
	#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/

	/* Cache Configuration */
	#define CFG_DCACHE_SIZE 32768
	#define CFG_CACHELINE_SIZE 32
	#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
	#define CFG_CACHELINE_SHIFT 5 /log base 2 of the above value/
	#endif

	/*
	* Internal Definitions
	*
	* Boot Flags
	*/
	#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
	#define BOOTFLAG_WARM 0x02 /* Software reboot */

	#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
	#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
	#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
	#endif

	/*
	* Environment Configuration
	*/

	/* The mac addresses for all ethernet interface */
	#if defined(CONFIG_TSEC_ENET)
	#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
	#define CONFIG_HAS_ETH1
	#define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD
	#define CONFIG_HAS_ETH2
	#define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD
	#endif

	#define CONFIG_IPADDR 192.168.1.253

	#define CONFIG_HOSTNAME unknown
	#define CONFIG_ROOTPATH /nfsroot
	#define CONFIG_BOOTFILE your.uImage

	#define CONFIG_SERVERIP 192.168.1.1
	#define CONFIG_GATEWAYIP 192.168.1.1
	#define CONFIG_NETMASK 255.255.255.0

	#define CONFIG_LOADADDR 200000 /default location for tftp and bootm/

	#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
	#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/

	#define CONFIG_BAUDRATE 115200

	#define CONFIG_EXTRA_ENV_SETTINGS \
	"netdev=eth0\0" \
	"consoledev=ttyS1\0" \
	"ramdiskaddr=400000\0" \
	"ramdiskfile=your.ramdisk.u-boot\0"

	#define CONFIG_NFSBOOTCOMMAND \
	"setenv bootargs root=/dev/nfs rw " \
	"nfsroot=$serverip:$rootpath " \
	"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
	"console=$consoledev,$baudrate $othbootargs;" \
	"tftp $loadaddr $bootfile;" \
	"bootm $loadaddr"

	#define CONFIG_RAMBOOTCOMMAND \
	"setenv bootargs root=/dev/ram rw " \
	"console=$consoledev,$baudrate $othbootargs;" \
	"tftp $ramdiskaddr $ramdiskfile;" \
	"tftp $loadaddr $bootfile;" \
	"bootm $loadaddr $ramdiskaddr"

	#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND

	#endif /* __CONFIG_H */