blob: 950ec1e793cafe869624738961b4e276569b998b [file] [log] [blame]
/* SPDX-License-Identifier: GPL-2.0+ */
* (C) Copyright 2009
* Marvell Semiconductor <>
* Written-by: Prafulla Wadaskar <>
#ifndef _ASM_CACHE_H
#define _ASM_CACHE_H
#include <asm/system.h>
#ifndef CONFIG_ARM64
* Invalidate L2 Cache using co-proc instruction
void invalidate_l2_cache(void);
static inline void invalidate_l2_cache(void)
unsigned int val=0;
asm volatile("mcr p15, 1, %0, c15, c11, 0 @ invl l2 cache"
: : "r" (val) : "cc");
int check_cache_range(unsigned long start, unsigned long stop);
void l2_cache_enable(void);
void l2_cache_disable(void);
void set_section_dcache(int section, enum dcache_option option);
void arm_init_before_mmu(void);
void arm_init_domains(void);
void cpu_cache_initialization(void);
void dram_bank_mmu_setup(int bank);
* The value of the largest data cache relevant to DMA operations shall be set
* for us in CONFIG_SYS_CACHELINE_SIZE. In some cases this may be a larger
* value than found in the L1 cache but this is OK to use in terms of
* alignment.
#endif /* _ASM_CACHE_H */