| /* SPDX-License-Identifier: GPL-2.0+ */ |
| /* |
| * Configuation settings for the Renesas Solutions r0p7734 board |
| * |
| * Copyright (C) 2010, 2011 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com> |
| */ |
| |
| #ifndef __R0P7734_H |
| #define __R0P7734_H |
| |
| #define CONFIG_CPU_SH7734 1 |
| #define CONFIG_400MHZ_MODE 1 |
| |
| #define CONFIG_DISPLAY_BOARDINFO |
| #undef CONFIG_SHOW_BOOT_PROGRESS |
| |
| /* Ether */ |
| #define CONFIG_SH_ETHER_USE_PORT (0) |
| #define CONFIG_SH_ETHER_PHY_ADDR (0x0) |
| #define CONFIG_PHY_SMSC 1 |
| #define CONFIG_BITBANGMII |
| #define CONFIG_BITBANGMII_MULTI |
| #define CONFIG_SH_ETHER_SH7734_MII (0x00) /* MII */ |
| #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
| |
| /* undef to save memory */ |
| /* List of legal baudrate settings for this board */ |
| #define CONFIG_SYS_BAUDRATE_TABLE { 115200 } |
| |
| /* SCIF */ |
| #define CONFIG_SCIF 1 |
| #define CONFIG_CONS_SCIF3 1 |
| |
| /* Suppress display of console information at boot */ |
| |
| /* SDRAM */ |
| #define CONFIG_SYS_SDRAM_BASE (0x88000000) |
| #define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024) |
| #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024) |
| |
| #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE) |
| #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 100 * 1024 * 1024) |
| /* Enable alternate, more extensive, memory test */ |
| /* Scratch address used by the alternate memory test */ |
| #undef CONFIG_SYS_MEMTEST_SCRATCH |
| |
| /* Enable temporary baudrate change while serial download */ |
| #undef CONFIG_SYS_LOADS_BAUD_CHANGE |
| |
| /* FLASH */ |
| #define CONFIG_FLASH_CFI_DRIVER 1 |
| #define CONFIG_SYS_FLASH_CFI |
| #undef CONFIG_SYS_FLASH_QUIET_TEST |
| #define CONFIG_SYS_FLASH_EMPTY_INFO |
| #define CONFIG_SYS_FLASH_BASE (0xA0000000) |
| #define CONFIG_SYS_MAX_FLASH_SECT 512 |
| |
| /* if you use all NOR Flash , you change dip-switch. Please see Manual. */ |
| #define CONFIG_SYS_MAX_FLASH_BANKS 1 |
| #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } |
| |
| /* Timeout for Flash erase operations (in ms) */ |
| #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000) |
| /* Timeout for Flash write operations (in ms) */ |
| #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000) |
| /* Timeout for Flash set sector lock bit operations (in ms) */ |
| #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000) |
| /* Timeout for Flash clear lock bit operations (in ms) */ |
| #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000) |
| |
| /* |
| * Use hardware flash sectors protection instead |
| * of U-Boot software protection |
| */ |
| #undef CONFIG_SYS_FLASH_PROTECTION |
| #undef CONFIG_SYS_DIRECT_FLASH_TFTP |
| |
| /* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */ |
| #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE) |
| /* Monitor size */ |
| #define CONFIG_SYS_MONITOR_LEN (256 * 1024) |
| /* Size of DRAM reserved for malloc() use */ |
| #define CONFIG_SYS_MALLOC_LEN (256 * 1024) |
| #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) |
| |
| /* ENV setting */ |
| #define CONFIG_ENV_OVERWRITE 1 |
| #define CONFIG_ENV_SECT_SIZE (128 * 1024) |
| #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) |
| #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN) |
| /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */ |
| #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) |
| #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) |
| |
| /* Board Clock */ |
| #if defined(CONFIG_400MHZ_MODE) |
| #define CONFIG_SYS_CLK_FREQ 50000000 |
| #else |
| #define CONFIG_SYS_CLK_FREQ 44444444 |
| #endif |
| #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ |
| #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ |
| #define CONFIG_SYS_TMU_CLK_DIV 4 |
| |
| #endif /* __R0P7734_H */ |
