blob: 6b5ba5d233f2e0dee6ac4ef1635498d6d404175a [file] [log] [blame]
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright 2015-2016 Freescale Semiconductor, Inc.
* Copyright 2017 NXP
*/
#ifndef _GPI_H_
#define _GPI_H_
#define GPI_VERSION 0x00
#define GPI_CTRL 0x04
#define GPI_RX_CONFIG 0x08
#define GPI_HDR_SIZE 0x0c
#define GPI_BUF_SIZE 0x10
#define GPI_LMEM_ALLOC_ADDR 0x14
#define GPI_LMEM_FREE_ADDR 0x18
#define GPI_DDR_ALLOC_ADDR 0x1c
#define GPI_DDR_FREE_ADDR 0x20
#define GPI_CLASS_ADDR 0x24
#define GPI_DRX_FIFO 0x28
#define GPI_TRX_FIFO 0x2c
#define GPI_INQ_PKTPTR 0x30
#define GPI_DDR_DATA_OFFSET 0x34
#define GPI_LMEM_DATA_OFFSET 0x38
#define GPI_TMLF_TX 0x4c
#define GPI_DTX_ASEQ 0x50
#define GPI_FIFO_STATUS 0x54
#define GPI_FIFO_DEBUG 0x58
#define GPI_TX_PAUSE_TIME 0x5c
#define GPI_LMEM_SEC_BUF_DATA_OFFSET 0x60
#define GPI_DDR_SEC_BUF_DATA_OFFSET 0x64
#define GPI_TOE_CHKSUM_EN 0x68
#define GPI_OVERRUN_DROPCNT 0x6c
#define GPI_AXI_CTRL 0x70
struct gpi_cfg {
u32 lmem_rtry_cnt;
u32 tmlf_txthres;
u32 aseq_len;
};
/* GPI commons defines */
#define GPI_LMEM_BUF_EN 0x1
#define GPI_DDR_BUF_EN 0x1
/* EGPI 1 defines */
#define EGPI1_LMEM_RTRY_CNT 0x40
#define EGPI1_TMLF_TXTHRES 0xBC
#define EGPI1_ASEQ_LEN 0x50
/* EGPI 2 defines */
#define EGPI2_LMEM_RTRY_CNT 0x40
#define EGPI2_TMLF_TXTHRES 0xBC
#define EGPI2_ASEQ_LEN 0x40
/* HGPI defines */
#define HGPI_LMEM_RTRY_CNT 0x40
#define HGPI_TMLF_TXTHRES 0xBC
#define HGPI_ASEQ_LEN 0x40
#endif /* _GPI_H_ */