| /* | |
| * (C) Copyright 2000 | |
| * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
| * | |
| * SPDX-License-Identifier: GPL-2.0+ | |
| */ | |
| /* | |
| * board/config.h - configuration options, board specific | |
| */ | |
| #ifndef __CONFIG_H | |
| #define __CONFIG_H | |
| /* | |
| * High Level Configuration Options | |
| * (easy to change) | |
| */ | |
| #define CONFIG_MPC860 1 /* This is a MPC860 CPU */ | |
| #define CONFIG_IVMS8 1 /* ...on a IVMS8 board */ | |
| #define CONFIG_SYS_TEXT_BASE 0xFF000000 | |
| #if defined (CONFIG_IVMS8_16M) | |
| # define CONFIG_IDENT_STRING " IVMS8" | |
| #elif defined (CONFIG_IVMS8_32M) | |
| # define CONFIG_IDENT_STRING " IVMS8_128" | |
| #elif defined (CONFIG_IVMS8_64M) | |
| # define CONFIG_IDENT_STRING " IVMS8_256" | |
| #endif | |
| #define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */ | |
| #undef CONFIG_8xx_CONS_SMC2 | |
| #undef CONFIG_8xx_CONS_NONE | |
| #define CONFIG_BAUDRATE 115200 | |
| #define CONFIG_RESET_PHY_R 1 /* Call reset_phy() */ | |
| #define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */ | |
| #define CONFIG_8xx_GCLK_FREQ 50331648 | |
| #define CONFIG_SHOW_BOOT_PROGRESS 1 /* Show boot progress on LEDs */ | |
| #if 0 | |
| #define CONFIG_BOOTDELAY -1 /* autoboot disabled */ | |
| #else | |
| #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
| #endif | |
| #define CONFIG_BOOTCOMMAND "bootp" /* autoboot command */ | |
| #define CONFIG_BOOTARGS "root=/dev/nfs rw " \ | |
| "nfsroot=10.0.0.2:/opt/eldk/ppc_8xx " \ | |
| "nfsaddrs=10.0.0.99:10.0.0.2" | |
| #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
| #undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */ | |
| #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
| #define CONFIG_STATUS_LED 1 /* Status LED enabled */ | |
| /* | |
| * Command line configuration. | |
| */ | |
| #include <config_cmd_default.h> | |
| #define CONFIG_CMD_IDE | |
| #define CONFIG_MAC_PARTITION | |
| #define CONFIG_DOS_PARTITION | |
| /* | |
| * BOOTP options | |
| */ | |
| #define CONFIG_BOOTP_SUBNETMASK | |
| #define CONFIG_BOOTP_HOSTNAME | |
| #define CONFIG_BOOTP_BOOTPATH | |
| #define CONFIG_BOOTP_BOOTFILESIZE | |
| /* | |
| * Miscellaneous configurable options | |
| */ | |
| #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
| #if defined(CONFIG_CMD_KGDB) | |
| #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
| #else | |
| #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
| #endif | |
| #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ | |
| #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
| #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
| #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */ | |
| #define CONFIG_SYS_MEMTEST_END 0x00F00000 /* 1 ... 15MB in DRAM */ | |
| #define CONFIG_SYS_LOAD_ADDR 0x00100000 /* default load address */ | |
| #define CONFIG_SYS_PIO_MODE 0 /* IDE interface in PIO Mode 0 */ | |
| #define CONFIG_SYS_PB_SDRAM_CLKE 0x00008000 /* PB 16 */ | |
| #define CONFIG_SYS_PB_ETH_POWERDOWN 0x00010000 /* PB 15 */ | |
| #define CONFIG_SYS_PB_IDE_MOTOR 0x00020000 /* PB 14 */ | |
| #define CONFIG_SYS_PC_ETH_RESET ((ushort)0x0010) /* PC 11 */ | |
| #define CONFIG_SYS_PC_IDE_RESET ((ushort)0x0020) /* PC 10 */ | |
| /* | |
| * Low Level Configuration Settings | |
| * (address mappings, register initial values, etc.) | |
| * You should know what you are doing if you make changes here. | |
| */ | |
| /*----------------------------------------------------------------------- | |
| * Internal Memory Mapped Register | |
| */ | |
| #define CONFIG_SYS_IMMR 0xFFF00000 /* was: 0xFF000000 */ | |
| /*----------------------------------------------------------------------- | |
| * Definitions for initial stack pointer and data area (in DPRAM) | |
| */ | |
| #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR | |
| #if defined (CONFIG_IVMS8_16M) | |
| # define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */ | |
| #elif defined (CONFIG_IVMS8_32M) | |
| # define CONFIG_SYS_INIT_RAM_SIZE 0x3000 /* Size of used area in DPRAM */ | |
| #elif defined (CONFIG_IVMS8_64M) | |
| # define CONFIG_SYS_INIT_RAM_SIZE 0x3000 /* Size of used area in DPRAM */ | |
| #endif | |
| #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
| #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
| /*----------------------------------------------------------------------- | |
| * Start addresses for the final memory configuration | |
| * (Set up by the startup code) | |
| * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 | |
| */ | |
| #define CONFIG_SYS_SDRAM_BASE 0x00000000 | |
| #define CONFIG_SYS_FLASH_BASE 0xFF000000 | |
| #ifdef DEBUG | |
| #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
| #else | |
| #define CONFIG_SYS_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */ | |
| #endif | |
| #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
| #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
| /* | |
| * For booting Linux, the board info and command line data | |
| * have to be in the first 8 MB of memory, since this is | |
| * the maximum mapped by the Linux kernel during initialization. | |
| */ | |
| #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ | |
| /*----------------------------------------------------------------------- | |
| * FLASH organization | |
| */ | |
| #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
| #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
| #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ | |
| #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
| #define CONFIG_ENV_IS_IN_FLASH 1 | |
| #define CONFIG_ENV_OFFSET 0x7A000 /* Offset of Environment Sector */ | |
| #define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */ | |
| /*----------------------------------------------------------------------- | |
| * Cache Configuration | |
| */ | |
| #define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */ | |
| #if defined(CONFIG_CMD_KGDB) | |
| #define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */ | |
| #endif | |
| /*----------------------------------------------------------------------- | |
| * SYPCR - System Protection Control 11-9 | |
| * SYPCR can only be written once after reset! | |
| *----------------------------------------------------------------------- | |
| * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze | |
| */ | |
| #if defined(CONFIG_WATCHDOG) | |
| # if defined (CONFIG_IVMS8_16M) | |
| # define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ | |
| SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP) | |
| # elif defined (CONFIG_IVMS8_32M) | |
| # define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ | |
| SYPCR_SWE | SYPCR_SWP) | |
| # elif defined (CONFIG_IVMS8_64M) | |
| # define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ | |
| SYPCR_SWE | SYPCR_SWP) | |
| # endif | |
| #else | |
| # define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP) | |
| #endif | |
| /*----------------------------------------------------------------------- | |
| * SIUMCR - SIU Module Configuration 11-6 | |
| *----------------------------------------------------------------------- | |
| * PCMCIA config., multi-function pin tri-state | |
| */ | |
| /* EARB, DBGC and DBPC are initialised by the HCW */ | |
| /* => 0x000000C0 */ | |
| #define CONFIG_SYS_SIUMCR (SIUMCR_BSC | SIUMCR_GB5E) | |
| /*----------------------------------------------------------------------- | |
| * TBSCR - Time Base Status and Control 11-26 | |
| *----------------------------------------------------------------------- | |
| * Clear Reference Interrupt Status, Timebase freezing enabled | |
| */ | |
| #define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF) | |
| /*----------------------------------------------------------------------- | |
| * PISCR - Periodic Interrupt Status and Control 11-31 | |
| *----------------------------------------------------------------------- | |
| * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled | |
| */ | |
| #define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF) | |
| /*----------------------------------------------------------------------- | |
| * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30 | |
| *----------------------------------------------------------------------- | |
| * Reset PLL lock status sticky bit, timer expired status bit and timer | |
| * interrupt status bit, set PLL multiplication factor ! | |
| */ | |
| /* 0x00B0C0C0 */ | |
| #define CONFIG_SYS_PLPRCR \ | |
| ( (11 << PLPRCR_MF_SHIFT) | \ | |
| PLPRCR_SPLSS | PLPRCR_TEXPS | /*PLPRCR_TMIST|*/ \ | |
| /*PLPRCR_CSRC|*/ PLPRCR_LPM_NORMAL | \ | |
| PLPRCR_CSR | PLPRCR_LOLRE /*|PLPRCR_FIOPD*/ \ | |
| ) | |
| /*----------------------------------------------------------------------- | |
| * SCCR - System Clock and reset Control Register 15-27 | |
| *----------------------------------------------------------------------- | |
| * Set clock output, timebase and RTC source and divider, | |
| * power management and some other internal clocks | |
| */ | |
| #define SCCR_MASK SCCR_EBDF11 | |
| /* 0x01800014 */ | |
| #define CONFIG_SYS_SCCR (SCCR_COM01 | /*SCCR_TBS|*/ \ | |
| SCCR_RTDIV | SCCR_RTSEL | \ | |
| /*SCCR_CRQEN|*/ /*SCCR_PRQEN|*/ \ | |
| SCCR_EBDF00 | SCCR_DFSYNC00 | \ | |
| SCCR_DFBRG00 | SCCR_DFNL000 | \ | |
| SCCR_DFNH000 | SCCR_DFLCD101 | \ | |
| SCCR_DFALCD00) | |
| /*----------------------------------------------------------------------- | |
| * RTCSC - Real-Time Clock Status and Control Register 11-27 | |
| *----------------------------------------------------------------------- | |
| */ | |
| /* 0x00C3 */ | |
| #define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE) | |
| /*----------------------------------------------------------------------- | |
| * RCCR - RISC Controller Configuration Register 19-4 | |
| *----------------------------------------------------------------------- | |
| */ | |
| /* TIMEP=2 */ | |
| #define CONFIG_SYS_RCCR 0x0200 | |
| /*----------------------------------------------------------------------- | |
| * RMDS - RISC Microcode Development Support Control Register | |
| *----------------------------------------------------------------------- | |
| */ | |
| #define CONFIG_SYS_RMDS 0 | |
| /*----------------------------------------------------------------------- | |
| * | |
| * Interrupt Levels | |
| *----------------------------------------------------------------------- | |
| */ | |
| #define CONFIG_SYS_CPM_INTERRUPT 13 /* SIU_LEVEL6 */ | |
| /*----------------------------------------------------------------------- | |
| * PCMCIA stuff | |
| *----------------------------------------------------------------------- | |
| * | |
| */ | |
| #define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000) | |
| #define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 ) | |
| #define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000) | |
| #define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 ) | |
| #define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000) | |
| #define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 ) | |
| #define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000) | |
| #define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 ) | |
| /*----------------------------------------------------------------------- | |
| * IDE/ATA stuff | |
| *----------------------------------------------------------------------- | |
| */ | |
| #define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */ | |
| #define CONFIG_IDE_INIT_POSTRESET 1 /* Use postreset IDE hook */ | |
| #define CONFIG_IDE_8xx_DIRECT 1 /* PCMCIA interface required */ | |
| #define CONFIG_IDE_RESET 1 /* reset for ide supported */ | |
| #define CONFIG_SYS_IDE_MAXBUS 1 /* The IVMS8 has only 1 IDE bus */ | |
| #define CONFIG_SYS_IDE_MAXDEVICE 1 /* ... and only 1 IDE device */ | |
| #define CONFIG_SYS_ATA_BASE_ADDR 0xFE100000 | |
| #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 | |
| #undef CONFIG_SYS_ATA_IDE1_OFFSET /* only one IDE bus available */ | |
| #define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */ | |
| #define CONFIG_SYS_ATA_REG_OFFSET 0x0080 /* Offset for normal register accesses */ | |
| #define CONFIG_SYS_ATA_ALT_OFFSET 0x0100 /* Offset for alternate registers */ | |
| /*----------------------------------------------------------------------- | |
| * | |
| *----------------------------------------------------------------------- | |
| * | |
| */ | |
| #define CONFIG_SYS_DER 0 | |
| /* | |
| * Init Memory Controller: | |
| * | |
| * BR0 and OR0 (FLASH) | |
| */ | |
| #define FLASH_BASE0_PRELIM 0xFF000000 /* FLASH bank #0 */ | |
| /* used to re-map FLASH both when starting from SRAM or FLASH: | |
| * restrict access enough to keep SRAM working (if any) | |
| * but not too much to meddle with FLASH accesses | |
| */ | |
| /* EPROMs are 512kb */ | |
| #define CONFIG_SYS_REMAP_OR_AM 0xFFF80000 /* OR addr mask */ | |
| #define CONFIG_SYS_PRELIM_OR_AM 0xFFF80000 /* OR addr mask */ | |
| /* FLASH timing: ACS = 11, TRLX = 0, CSNT = 1, SCY = 5, EHTR = 1 */ | |
| #define CONFIG_SYS_OR_TIMING_FLASH (/* OR_CSNT_SAM | */ OR_ACS_DIV4 | OR_BI | \ | |
| OR_SCY_5_CLK | OR_EHTR) | |
| #define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) | |
| #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) | |
| /* 16 bit, bank valid */ | |
| #define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_16 | BR_V ) | |
| /* | |
| * BR1/OR1 - ELIC SACCO bank @ 0xFE000000 | |
| * | |
| * AM=0xFFFF8 ATM=0 CSNT/SAM=1 ACS/G5LA/G5LS=3 BIH=1 SCY=2 SETA=0 TRLX=1 EHTR=1 | |
| */ | |
| #define ELIC_SACCO_BASE 0xFE000000 | |
| #define ELIC_SACCO_OR_AM 0xFFFF8000 | |
| #define ELIC_SACCO_TIMING 0x00000F26 | |
| #define CONFIG_SYS_OR1 (ELIC_SACCO_OR_AM | ELIC_SACCO_TIMING) | |
| #define CONFIG_SYS_BR1 ((ELIC_SACCO_BASE & BR_BA_MSK) | BR_PS_8 | BR_V ) | |
| /* | |
| * BR2/OR2 - ELIC EPIC bank @ 0xFE008000 | |
| * | |
| * AM=0xFFFF8 ATM=0 CSNT/SAM=1 ACS/G5LA/G5LS=3 BIH=1 SCY=2 SETA=0 TRLX=1 EHTR=1 | |
| */ | |
| #define ELIC_EPIC_BASE 0xFE008000 | |
| #define ELIC_EPIC_OR_AM 0xFFFF8000 | |
| #define ELIC_EPIC_TIMING 0x00000F26 | |
| #define CONFIG_SYS_OR2 (ELIC_EPIC_OR_AM | ELIC_EPIC_TIMING) | |
| #define CONFIG_SYS_BR2 ((ELIC_EPIC_BASE & BR_BA_MSK) | BR_PS_8 | BR_V ) | |
| /* | |
| * BR3/OR3: SDRAM | |
| * | |
| * Multiplexed addresses, GPL5 output to GPL5_A (don't care) | |
| */ | |
| #define SDRAM_BASE3_PRELIM 0x00000000 /* SDRAM bank */ | |
| #define SDRAM_PRELIM_OR_AM 0xF8000000 /* map max. 128 MB */ | |
| #define SDRAM_TIMING 0x00000A00 /* SDRAM-Timing */ | |
| #define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB SDRAM */ | |
| #define CONFIG_SYS_OR3_PRELIM (SDRAM_PRELIM_OR_AM | SDRAM_TIMING ) | |
| #define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMB | BR_V ) | |
| /* | |
| * BR4/OR4: not used | |
| */ | |
| /* | |
| * BR5/OR5: SHARC ADSP-2165L | |
| * | |
| * AM=0xFFC00 ATM=0 CSNT/SAM=0 ACS/G5LA/G5LS=3 BIH=1 SCY=0 SETA=0 TRLX=0 EHTR=0 | |
| */ | |
| #define SHARC_BASE 0xFE400000 | |
| #define SHARC_OR_AM 0xFFC00000 | |
| #define SHARC_TIMING 0x00000700 | |
| #define CONFIG_SYS_OR5 (SHARC_OR_AM | SHARC_TIMING ) | |
| #define CONFIG_SYS_BR5 ((SHARC_BASE & BR_BA_MSK) | BR_PS_32 | BR_MS_UPMA | BR_V ) | |
| /* | |
| * Memory Periodic Timer Prescaler | |
| */ | |
| /* periodic timer for refresh */ | |
| #define CONFIG_SYS_MBMR_PTB 204 | |
| /* refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit */ | |
| #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */ | |
| #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */ | |
| /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */ | |
| #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */ | |
| #if defined (CONFIG_IVMS8_16M) | |
| #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */ | |
| #elif defined (CONFIG_IVMS8_32M) | |
| #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */ | |
| #elif defined (CONFIG_IVMS8_64M) | |
| #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV8 /* setting for 1 bank */ | |
| #endif | |
| /* | |
| * MBMR settings for SDRAM | |
| */ | |
| #if defined (CONFIG_IVMS8_16M) | |
| /* 8 column SDRAM */ | |
| # define CONFIG_SYS_MBMR_8COL ((CONFIG_SYS_MBMR_PTB << MBMR_PTB_SHIFT) | \ | |
| MBMR_AMB_TYPE_0 | MBMR_DSB_1_CYCL | MBMR_G0CLB_A11 | \ | |
| MBMR_RLFB_1X | MBMR_WLFB_1X | MBMR_TLFB_4X) | |
| #elif defined (CONFIG_IVMS8_32M) | |
| /* 128 MBit SDRAM */ | |
| #define CONFIG_SYS_MBMR_8COL ((CONFIG_SYS_MBMR_PTB << MBMR_PTB_SHIFT) | \ | |
| MBMR_AMB_TYPE_1 | MBMR_DSB_1_CYCL | MBMR_G0CLB_A10 | \ | |
| MBMR_RLFB_1X | MBMR_WLFB_1X | MBMR_TLFB_4X) | |
| #elif defined (CONFIG_IVMS8_64M) | |
| /* 128 MBit SDRAM */ | |
| #define CONFIG_SYS_MBMR_8COL ((CONFIG_SYS_MBMR_PTB << MBMR_PTB_SHIFT) | \ | |
| MBMR_AMB_TYPE_1 | MBMR_DSB_1_CYCL | MBMR_G0CLB_A10 | \ | |
| MBMR_RLFB_1X | MBMR_WLFB_1X | MBMR_TLFB_4X) | |
| #endif | |
| #endif /* __CONFIG_H */ |