Sign in
third-party-mirror
/
GRTEv4
/
262be5abc585813b1766119db73641d44ba3741e
/
.
/
google3
/
third_party
/
grte
/
v4_src
/
glibc-2.19
/
nptl
/
sysdeps
/
unix
/
sysv
/
linux
/
sh
/
sh4
/
lowlevellock.h
blob: 90be7bd8d041ab43c7eaa519daae56d5b8c44b09 [
file
] [
log
] [
blame
]
/* 4 instruction cycles not accessing cache and TLB are needed after
trapa instruction to avoid an SH-4 silicon bug. */
#define
NEED_SYSCALL_INST_PAD
#include_next <lowlevellock.h>